Texas Instruments SN74ALVTH16240DL Bedienungsanleitung

Lies die bedienungsanleitung für Texas Instruments SN74ALVTH16240DL (20 Seiten) kostenlos online; sie gehört zur Kategorie Nicht kategorisiert. Dieses Handbuch wurde von 24 Personen als hilfreich bewertet und erhielt im Schnitt 4.3 Sterne aus 12.5 Bewertungen. Hast du eine Frage zu Texas Instruments SN74ALVTH16240DL oder möchtest du andere Nutzer dieses Produkts befragen? Stelle eine Frage

SN54ALVTH16240, SN74ALVTH16240

2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCES138A – JULY 1998 – REVISED JANUARY 1999

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

State-of-the-Art Advanced BiCMOS

Technology (ABT)

Widebus

 Design for

2.5-V and 3.3-V Operation and Low Static

Power Dissipation

Support Mixed-Mode Signal Operation (5-V

Input and Output Voltages With 2.3-V to

3.6-V VCC)

Typical VOLP (Output Ground Bounce)

<0.8 V at VCC = 3.3 V, TA = 25C°

High Drive (–24/24 mA at 2.5-V and

–32/64 mA at 3.3-V VCC)

Power O Disables Outputs, Permitting

Live Insertion

High-Impedance State During Power Up

and Power Down Prevents Driver Conict

Use Bus Hold on Data Inputs in Place of

External Pullup/Pulldown Resistors to

Prevent the Bus From Floating

Auto3-State Eliminates Bus Current

Loading When Output Exceeds VCC + 0.5 V

Latch-Up Performance Exceeds 250 mA Per

JESD 17

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model; and Exceeds 1000 V

Using Charged-Device Model, Robotic

Method

Flow-Through Architecture Facilitates

Printed Circuit Board Layout

Distributed VCC and GND Pin Conguration

Minimizes High-Speed Switching Noise

Package Options Include Plastic Shrink

Small-Outline (DL), Thin Shrink

Small-Outline (DGG), Thin Very

Small-Outline (DGV) Packages, and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

description

The ’ALVTH16240 devices are 16-bit buers/line drivers designed for 2.5-V or 3.3-V VCC operation, but with

the capability to provide a TTL interface to a 5-V system environment.

These devices are designed specically to improve both the performance and density of 3-state memory

address drivers, clock drivers, and bus-oriented receivers and transmitters.

Copyright  1999, Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

1OE

1Y1

1Y2

GND

1Y3

1Y4

VCC

2Y1

2Y2

GND

2Y3

2Y4

3Y1

3Y2

GND

3Y3

3Y4

VCC

4Y1

4Y2

GND

4Y3

4Y4

4OE

2OE

1A1

1A2

GND

1A3

1A4

VCC

2A1

2A2

GND

2A3

2A4

3A1

3A2

GND

3A3

3A4

VCC

4A1

4A2

GND

4A3

4A4

3OE

SN54ALVTH16240 . . . WD PACKAGE

SN74ALVTH16240 .. . DGG, DGV, OR DL PACKAGE

(TOP VIEW)

Widebus is a trademark of Texas Instruments Incorporated.

Produktspezifikationen