Microchip SY89841U Bedienungsanleitung
Microchip
Nicht kategorisiert
SY89841U
Lies die bedienungsanleitung für Microchip SY89841U (15 Seiten) kostenlos online; sie gehört zur Kategorie Nicht kategorisiert. Dieses Handbuch wurde von 5 Personen als hilfreich bewertet und erhielt im Schnitt 5.0 Sterne aus 3 Bewertungen. Hast du eine Frage zu Microchip SY89841U oder möchtest du andere Nutzer dieses Produkts befragen? Stelle eine Frage
Seite 1/15
February 2005 M9999-021405
hbwhelp@micrel.com or (408) 955-1690
SY89841U
Precision LVDS Runt Pulse
Eliminator 2:1 Multiplexer
Precision Edge
®
Features
• Selects between two sources, and provides a
glitch-free, stable LVDS output
• Guaranteed AC performance over temperature
and supply voltage:
– wide operating frequency: 1kHz to >1.5GHz
– <870ps In-to-Out t
pd
– <150ps t
r
/t
f
• Unique patent-pending input isolation design
minimizes crosstalk
• Fail-safe input prevents oscillations
• Ultra-low jitter design:
–<1ps
rms
random jitter
–<1ps
rms
cycle-to-cycle jitter
– <10ps
pp
total jitter (clock)
– <0.7ps
rms
MUX crosstalk induced jitter
• Unique patent-pending input termination and VT
pin accepts DC-coupled and AC-coupled inputs
(CML, PECL, LVDS)
• 350mV LVDS output swing
• 2.5V +5% power supply
• –40°C to +85°C industrial temperature range
• Available in 16-pin (3mm x 3mm) MLF™ package
Applications
• Redundant clock switchover
• Fail-safe clock protection
Markets
• LAN/WAN
• Enterprise servers
• ATE
• Test and measurement
General Description
The SY89841U is a low jitter LVDS, 2:1 input
multiplexer (MUX) optimized for redundant source
switchover applications. Unlike standard
multiplexers, the SY89841U unique 2:1 Runt Pulse
Eliminator (RPE) MUX prevents any short cycles or
“runt” pulses during switchover. In addition, a unique
Fail-safe Input protection prevents metastable
conditions when the selected input clock fails to a
DC voltage (voltage between the pins of the
differential input drops below 100mV).
The differential input includes Micrel’s unique, 3-pin
input termination architecture that allows customers
to interface to any differential signal (AC- or DC-
coupled) as small as 100mV (200mV
pp
) without any
level shifting or termination resistor networks in the
signal path. The outputs are 350mV, LVDS with fast
rise/fall times guaranteed to be less than 150ps.
The SY89841U operates from a 2.5V ±5% supply
and is guaranteed over the full industrial
temperature range of –40°C to +85°C. The
SY89841U is part of Micrel’s high-speed, Precision
Edge
®
product line. All support documentation can
be found on Micrel’s web site at: www.micrel.com.
Precision Edge is a registered trademark of Micrel, Inc.
Micro
LeadFrame and MLF are trademarks of Amkor Technology, Inc.
Micrel, Inc. SY89841U
February 2005
M9999-021405
hbwhelp@micrel.com or (408) 955-1690
2
Typical Application
IN1
50Ω
50Ω
/IN1
V
T1
V
REF-AC1
V
REF-AC0
MUX
IN0
50Ω
50Ω
/IN0
V
T0
0
1S
SEL
(LVTTL/CMOS)
Runt Pulse
Elimination Logic
2:1 MUX
Primary Clock
From System
Secondary Clock
From Local Oscillator
Primary
Clock
Secondary
Clock
SEL
OUTPUT
Select SecondarySelect Primary
Runt pulse eliminated
from output
Switchover
occurs
Simplified Example Illustrating Runt Pulse Eliminator (RPE)
Circuit when Primary Clock Fails
Produktspezifikationen
| Marke: | Microchip |
| Kategorie: | Nicht kategorisiert |
| Modell: | SY89841U |
Brauchst du Hilfe?
Wenn Sie Hilfe mit Microchip SY89841U benötigen, stellen Sie unten eine Frage und andere Benutzer werden Ihnen antworten
Bedienungsanleitung Nicht kategorisiert Microchip
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
Bedienungsanleitung Nicht kategorisiert
- Silent Angel
- TRIUS
- Flexson
- Solplanet
- Gridbyt
- Fiilex
- Gedore
- QuickMill
- Beghelli
- Peavey
- Needit
- Danby
- Quantum
- Belavi
- Baby Trend
Neueste Bedienungsanleitung für -Kategorien-
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025
2 September 2025