Texas Instruments SN74AHCT125PWR Bedienungsanleitung

Lies die bedienungsanleitung für Texas Instruments SN74AHCT125PWR (27 Seiten) kostenlos online; sie gehört zur Kategorie Nicht kategorisiert. Dieses Handbuch wurde von 19 Personen als hilfreich bewertet und erhielt im Schnitt 3.9 Sterne aus 10 Bewertungen. Hast du eine Frage zu Texas Instruments SN74AHCT125PWR oder möchtest du andere Nutzer dieses Produkts befragen? Stelle eine Frage

SN54AHCT125, SN74AHCT125

QUADRUPLE BUS BUFFER GATES

WITH 3-STATE OUTPUTS

SCLS264O − DECEMBER 1995 − REVISED JULY 2003

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DInputs Are TTL-Voltage Compatible

DLatch-Up Performance Exceeds 250 mA Per

JESD 17

DESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

1

2

3

4

5

6

7

14

13

12

11

10

9

8

1OE

1A

1Y

2OE

2A

2Y

GND

VCC

4OE

4A

4Y

3OE

3A

3Y

SN54AHCT125 . . . J OR W PACKAGE

SN74AHCT125 . . . D, DB, DGV, N, NS,

OR PW PACKAGE

(TOP VIEW)

32120 19

9 10 1112 13

4

5

6

7

8

18

17

16

15

14

4A

NC

4Y

NC

3OE

1Y

NC

2OE

NC

2A

1A

1OE

NC

3Y

3A

V

4OE

2Y

GND

NC

SN54AHCT125 . .. FK PACKAGE

(TOP VIEW)

CC

NC − No internal connection

SN74AHCT125 .. . RGY PACKAGE

(TOP VIEW)

1 14

7 8

2

3

4

5

6

13

12

11

10

9

4OE

4A

4Y

3OE

3A

1A

1Y

2OE

2A

2Y

1OE

3Y V

GND

CC

description/ordering information

The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.

Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective

gate passes the data from the A input to its Y output.

To ensure the high-impedance state during power up or power down, OE should be tied to VCCthrough a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TAPACKAGE†ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

QFN − RGYTape and reelSN74AHCT125RGYRHB125

PDIP − NTubeSN74AHCT125NSN74AHCT125N

SOIC D

TubeSN74AHCT125D

AHCT125

SOIC − DTape and reelSN74AHCT125DRAHCT125

−40° °C to 85C SOP − NSTape and reelSN74AHCT125NSRAHCT125

SSOP − DBTape and reelSN74AHCT125DBRHB125

TSSOP PW

TubeSN74AHCT125PW

HB125

TSSOP − PWTape and reelSN74AHCT125PWRHB125

TVSOP − DGVTape and reelSN74AHCT125DGVRHB125

CDIP − JTubeSNJ54AHCT125JSNJ54AHCT125J

−55° °C to 125C CFP − WTubeSNJ54AHCT125WSNJ54AHCT125W

55C

to

125C

LCCC − FKTubeSNJ54AHCT125FKSNJ54AHCT125FK

†Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Copyright © 2003, Texas Instruments Incorporated

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

Produktspezifikationen